Jump to content
OMRON Forums

ACC-24E2S configuration


JohnR
 Share

Recommended Posts

Are there any examples for setting up the ACC-24E2S within the PPMAC system. I know that the IDE does not handle them so any configuration will have to be done through M vars ( I presume ).

 

Is there a recomended Mvar list available ?

 

Do I need to try to translate the Turbo address space to the PPMAC address space for these boards ?

 

When will ACC-24E2S IDE support be available ?

 

Thanks

 

John

Link to comment
Share on other sites

  • Replies 1
  • Created
  • Last Reply

Top Posters In This Topic

Popular Days

Top Posters In This Topic

John,

 

ACC-24E2S is accessible through the data structure Gate1. and each channel is accessible through Gate1.Chan[j]. structure.

All the other settings are similar to Turbo PMAC.

 

You can look at the hardware reference manual for ACC-24E2S with Power PMAC here: ftp://support.deltatau.com/DT-USA/Power PMAC Documentation/PDFs/Hardware Reference/Using ACC-24E2S with Power PMAC 2010-08.pdf

 

Also, detailed explanation for each data structure is available in software reference manuals available on FTP website: ftp://support.deltatau.com/DT-USA/Power%20PMAC%20Documentation/PDFs/

 

Here is a quick glance at the structures for Gate1:

 

Saved Data Structures:

 

Multi-Channel Setup Elements

Gate1.AdcStrobe

Gate1.ClockCtrl

Gate1.DacStrobe

Gate1.HardwareClockCtrl

Gate1.PhaseClockDiv

Gate1.PhaseServoDir

Gate1.PwmCtrl

Gate1.PwmDeadTime

Gate1.PwmPeriod

Gate1.ServoClockDiv

 

Channel-Specific Setup Elements:

Gate1.Chan[j].CaptCtrl

Gate1.Chan[j].CaptFlagSel

Gate1.Chan[j].Ctrl

Gate1.Chan[j].EncCtrl

Gate1.Chan[j].Equ1Ena

Gate1.Chan[j].GatedIndexSel

Gate1.Chan[j].IndexGateState

Gate1.Chan[j].OneOverTEna

Gate1.Chan[j].OutputMode

Gate1.Chan[j].OutputPol

Gate1.Chan[j].PfmDirPol

 

Gate1 Non-Saved Setup Data Structure

 

Gate1.Chan[j].CompA

Gate1.Chan[j].CompB

Gate1.Chan[j].CompAdd

Gate1.Chan[j].Dac[k]

Gate1.Chan[j].EquWrite

Gate1.Chan[j].Pfm

Gate1.Chan[j].Pwm[k]

 

Gate1 Status Data Structure:

 

ASIC Channel Input Register Elements

Gate1.Chan[j].Adc[k]

Gate1.Chan[j].HomeCapt

Gate1.Chan[j].PhaseCapt

Gate1.Chan[j].ServoCapt

Gate1.Chan[j].TimeBetweenCts

Gate1.Chan[j].TimeSinceCts

 

ASIC Channel Status-Word Elements

Gate1.Chan[j].Status

Gate1.Chan[j].ABC

Gate1.Chan[j].CountError

Gate1.Chan[j].EncLossN

Gate1.Chan[j].Equ

Gate1.Chan[j].Fault

Gate1.Chan[j].HallState

Gate1.Chan[j].HomeFlag

Gate1.Chan[j].MinusLimit

Gate1.Chan[j].PlusLimit

Gate1.Chan[j].PosCapt

Gate1.Chan[j].T

Gate1.Chan[j].UserFlag

Gate1.Chan[j].UVW

 

 

Link to comment
Share on other sites

Guest
This topic is now closed to further replies.
 Share


×
×
  • Create New...